


# DDR3-1333 DIMM Slot Interposer

Flexible Digital Validation



- Passive 240-pin DIMM Slot Interposer
- Supports up to DDR3-1333
- Passive 50% Module Reduction w/MR Technology™
- Automated Logic Analyzer Setup
- DDR3 Protocol Violation Analysis
- Supports JEDEC PC3-10600, PC3-8500, and PC3-6400 DDR3 modules



## Passive Module Reduction (MR) Technology™

Nexus Technology's Module Reduction Technology™ is available with this interposer. Products implementing MR Technology™ allow for full acquisition, including read and write data, while cutting the hardware requirements in half.

Module Reduction Technology™ is a software solution. No qualifier sideband signals are required and no active circuitry is implemented in MR Technology™ which would otherwise force double-probing and increase the load on the DDR3 target.

## Interposer Design

Nexus Technology recommends DDR3 slot interposers for applications where the customer must have the greatest flexibility in the probing of different DDR3 DIMMs.

This interposer is an extender design and does not require a dedicated DIMM slot. The logic analyzer connects above the normal DIMM height so that there is no mechanical interference with adjacent DIMMs.

This is a passive interposer with no added buffers to conceal system performance.


## Software

This DDR3-1333 DIMM slot interposer comes with logic analyzer setup software, DDR3 protocol decode software, DDR3 data eye sample point analysis software, and protocol violation software.

### Logic Analyzer Setup Software

The logic analyzer setup software (Tektronix refers to these as 'Support Packages') provides a quick setup of the logic analyzer channels and logic analyzer clocking/acquisition parameters. This software also provides protocol decoding of the DDR3 transactions for easy display and logic analyzer triggering/filtering.

### Data Sample Point Analysis Software



In order for the logic analyzer to capture data, the DDR3 signals must be digitized. For the command and address bus, this process is relatively straightforward as the center of the valid data eyes align with rising edge of the DDR clock. For the DDR3 data bus signals, the process of determining the optimal sample position for digitization is much more complicated. The valid eyes are purposely skewed - as per the DDR3

specification - on a byte basis relative to the DDR clock. The valid eyes also contain skew (again relative to the DDR clock) on a bit basis due to unavoidable artifacts of high-speed designs and the timing variations caused by the digitizing of the signals based on the threshold.

These, among other factors, make reliable and accurate DDR3 read and write data bus acquisition extremely difficult - if done manually. [NEX-DDR3-SPA](#), provided free, automates this process enabling quick and reliable DDR3 read and write data bus acquisition in only minutes. For more information, please see the [NEX-DDR3-SPA](#) product for more information.

### Protocol Violation Software





There's a BIG difference between protocol decode and protocol violation analysis. Protocol decoding provides a static tabulation of command and address bus activity. This functionality is made available through the logic analyzer listing window using a Nexus Technology DDR3 support package/setup software. Performing a very different and powerful set of tasks, protocol violation analysis analyzes the entire logic analyzer memory, compiling statistical information and error reporting based on every command

acquired. This provides a global picture of the activity on the bus and - more importantly - analyzes every command to see that the protocol adheres to the JEDEC specification. Please see the [NEX-DDR-PROTOCOL](#) product for more information.

## Digital Validation

Logic analyzer setup software (TLA support package) is included with these products. This setup software acquires/reconstructs the 667MHz command/address bus and acquires/reconstructs the 1,333MT/s read write data from the data bus. The software also decodes and displays the bus protocol, shows the valid read/write data and provides easy DDR protocol triggering to quickly capture relevant data.



These products also come with the [NEX-DDR-PROTOCOL](#) software tool. This software provides statistical information and global bus activity to quickly give the user an overview of the DDR3 bus activity without having to revert to a listing or

waveform window. The software also performs basic protocol violation checking. Advanced protocol

violation checking is available for purchase separately. Please see the [NEX-DDR-PROTOCOL](#) product for more information on this powerful tool.

## State Display of DDR3 Protocol & Data

Sample	DDR3U3A3A Address	DDR3U3A3A Mnemonics	DDR3U3A3A DataHi	DDR3U3A3A DataLo	DDR3U3A3A DataMasks	Timestamp
0	5A9E8	WR - WRITE BANK: 5				0 ps
1		DESL - IGNORE COMMAND				2.500 ns
2		DESL - IGNORE COMMAND				2.500 ns
3		DESL - IGNORE COMMAND				2.625 ns
4	29198	WR - WRITE BANK: 2				2.375 ns
5		WRITE DATA	0000FF00	00FF0000	00	2.500 ns
6		WRITE DATA	0000FF00	00FF0000	00	2.500 ns
7		WRITE DATA	00000000	FFFFFF00	00	2.500 ns
8	08128	WR - WRITE BANK: 0				2.500 ns
9		WRITE DATA	FF000000	00FFFFFF	00	2.500 ns
10	689A6	PRE - PRECHARGE BANK: 6				2.625 ns
11		WRITE DATA	00FF0000	FF0000FF	00	2.375 ns
12	18929	PRE - PRECHARGE BANK: 1				2.500 ns
13		WRITE DATA	FF000000	00FF0000	00	2.625 ns
14		WRITE DATA	FFFFFF00	FF000000	00	2.500 ns
15		WRITE DATA	FF000000	FFFFFF00	00	2.500 ns
16		WRITE DATA	00FFFFFF	00000000	00	2.500 ns
17		DESL - IGNORE COMMAND				2.500 ns
18		DESL - IGNORE COMMAND				2.500 ns
19		DESL - IGNORE COMMAND				2.500 ns
20	18D29	ACT - ACTIVATE BANK: 1				2.500 ns
21		DESL - IGNORE COMMAND				2.500 ns
22		DESL - IGNORE COMMAND				2.500 ns
23	08846	PRE - PRECHARGE BANK: 0				2.500 ns
24		DESL - IGNORE COMMAND				2.500 ns
25		DESL - IGNORE COMMAND				2.500 ns
26		DESL - IGNORE COMMAND				2.500 ns
27		DESL - IGNORE COMMAND				2.500 ns
28	1E026	RD - READ BANK: 1				2.500 ns
29		DESL - IGNORE COMMAND				2.500 ns
30		DESL - IGNORE COMMAND				2.500 ns
31	08C46	ACT - ACTIVATE BANK: 0				2.500 ns

## Side View of Interposer



## Hardware/Software Configurations

DDR Speed	Acquisition	Mainframe Required	Module(s) Required	Probes Required
DDR3-1333 DDR3-1067 DDR3-800	Cmd/Address Read <b>and</b> Write	TLA7000	1- TLA7BB4 750MHz (or 1.4GHz)	4- Nexus NEX-PRB1XL

## Product Configuration Table



Nomenclature	Nexus Probes Included	Nexus Hardware Included	Nexus Software Included
NEX-DDR3INTR-THIN	No – Note 1	1- DDR3-1333 DIMM Slot Interposer	1- TLA Setup & Protocol Decode Support Packages w/MR™ Technology 1- NEX-DDR3SPA Data Threshold & Sample Point Analysis 1- NEX-DDR-PROTOCOL Protocol Violation
NEX-DDR3INTR-THIN-PR2	Yes – Note 1	1- DDR3-1333 DIMM Slot Interposer 4- NEX-PRB1XL-T	1- TLA Setup & Protocol Decode Support Packages w/MR™ Technology 1- NEX-DDR3SPA Data Threshold & Sample Point Analysis 1- NEX-DDR-PROTOCOL Protocol Violation

**Note 1:** Four Nexus Technology NEX-PRB1XL-T are required and can be ordered as a complete package as shown in the table above.


## Product Keep-out Area

Does not include user DIMM height.

0.4"  
(10.16mm)



0.3"  
(7.62mm)



## Further Information

Please contact us by telephone, email or mail as listed below. Email is preferred. Normal business hours are 9:00 - 5:00 EST.

**Telephone** 877-595-8116

**Fax** 877-595-8118

**Address** 78 Northeastern Blvd. Unit 2 Nashua, NH 03062

**Technical Support** [techsupport@nexustechnology.com](mailto:techsupport@nexustechnology.com)

**Quote Requests** [quotes@nexustechnology.com](mailto:quotes@nexustechnology.com)

**General Information** [support@nexustechnology.com](mailto:support@nexustechnology.com)

**NEXUS**  
TECHNOLOGY

