


184-pin, 2.5V Double Data Rate (DDR) Bus Analysis Probe & Software

NEX-DDRHS



- Acquisition of DDR400/333/266/200 Address/Command, Read and Write Data
- Quick and easy connection between the DDR bus and a Tektronix Logic Analyzer
- Extender design does not require a dedicated slot
- Selective Clocking reduces acquisition of idle cycles, saving acquisition memory
- Supports 184-pin Unbuffered or Registered DDR SDRAM DIMMs
- Impedance controlled
- Matched trace length design
- No active buffering of the DDR signals
- Accurate 8GHz timing analysis
- Simultaneous state and timing on every channel of the TLA
- Correlate DDR data with data from other acquisition modules
- Use the TLA's Extended iView capabilities to view any channel on an oscilloscope without re-probing

Mirrored DDRHS Support

Use of this product along with the NEX-DDRHSM product provides the mechanical clearance necessary to simultaneously monitor two, adjacent DDR sockets. For more information please contact us or see our website at www.nexustechnology.com/products/memory/ddr.

General Description

NEX-DDRHS allows for the acquisition of Address/Command, Read and Write Data of 184-pin, unbuffered or registered DDR400/333/266/200 DIMMs.

8Ghz Timing Analysis available for all DDR signals

Oscilloscope Connectivity on any channel without re-probing via the TLA's Enhanced iView Analog Mux capability

Selective Clocking stores data when commands are present and for 13 clock cycles after Column Address Assertion. This results in fewer Idle cycles being stored in acquisition memory.

Pre-Defined Symbols for the following Command Cycles allow for easy Trigger Setup:

- Read Col Address Read
- Write Col Address Write
- Mode Register Set
- Row Address Strobe
- Precharge

- Ignore Command Data
- Burst Stop
- Refresh
- Precharge Select Bank
- No Operation

No Dedicated Slot Required – The logic analyzer connects above the normal DIMM height so that there is no interference with adjacent DIMMs.

The following support package(s) are included with this product:

DDRHS offers the ability to synchronously acquire up to 400Mhz DDR Address and Command signals on every edge of DDR CK0, CK1 or CK2. Read Data or Write Data can also be acquired - the acquisition of DDR Data requires a valid data window of approximately 625ps. This support requires one TLA7AA4 or TLA7AB4 136-channel acquisition card with the 450MHz state clocking option. Refer to Section 5.0 for further information. The DDRHS support is usable with a TLA7XX-series Logic Analyzer only, and the TLA must be running V4.2 or later of the TLA Application Software.

DDRHS-RW requires two merged TLA7AA4 or TLA7AB4 136-channel acquisition cards. This support is designed to give the user the ability to acquire up to 400MHz DDR Read and Write data. For this support to work, both merged cards must have the 450MHz state clocking option. Again, refer to Section 5.0 for further information. The DDRHS-RW support is usable with a TLA7XX-series Logic Analyzer only, and must be running V4.2 or later of the TLA Application Software. This software also post-processes the acquisition to display valid cycle information to the user.

LA Support / Configuration


Acquisition	200 MHz	266 MHz	333 MHz	400 MHz	TLA7xx4
Туре					Module Count
Timing Only	Х	Х	Х	Х	1
Read or Write	Х	Х	Х	Х	1
Read and Write	Х	Х	Х	Х	2, merged

A TLA700 equipped with one 450MHz state speed acquisition module (TLA7AA4 or TLA7AB4 card) with four P6860 probes is required for DDR Read **or** Write data acquisition.

A TLA700 equipped with two, merged, 450MHz state speed acquisition modules (TLA7AA4 or TLA7AB4 cards) with eight P6860 probes are required for DDR Read **and** Write data acquisition.

8GHz MagniVu Timing and Enhanced iView Analog Mux capabilities are available with either configuration.

Mechanical Outline



Timing Display

🚻 DDR M¥u							_ 🗆 ×
 X == [1 <u></u>	Time/Div: 5ns	•	₩ 다 0			
C1: -5ns 🛓	C2: 5ns 📑	Delta Time: 10ns	*	🗖 Lock Delta Time	1		
Mag_Address	C1: 04078	C2: 00000	Delt	a: 04078			
			1	72			
Mag_Sample	-29.000 ns						36.875 ns
Mag_Address	04000	X 00000 X	0407	8 🕺	00000	04078	
Mag_DDRCK0			1				
Mag_S1~							
Mag_S0~							
Mag_RAS~							
Mag_CAS~				┩!			
Mag_WE~					~~~~~		
Mag_RDDatHi Mag_RDDatLo	l=	FFFFFBF					
Mag_WRDatHi		FFFBFFFF		00000000			
Mag_WRDatLo				00000000			
Mag_Strobes		FF			FF X 00 X	FF X 00 X	FF
Mag_WrtMasks		FF					
Mag_RDChkBts		DD				D1	
Mag_WRChkBts				00			
•	-J			1			<u>ب</u> اع
							<u>^</u>

State Displays

🔠 DD	ORHS-F	W MRS						_ 🗆 🗵				
n [¥] n ^G												
C1:	0 HS-RW	A N	C2: 2 DDRHS-RW	•	Delta Time:	356.174us	🔺 🔲 Lock Delta Time					
mp	le	DDRHS-RW Address	DDRHS-RW RDDatHi	DDRHS-R₩ RDDatLo	DDRHS-RW WRDatHi	DDRHS-RW WRDatLo	DDRHS-RW Mnemonics	Timestamp				
÷	30 ⁻ 31 32 ⁻	00028 00028 00028 00028 04000 04400 00400 00400 00400 00400 00400 00400 00400 00400 00400 00400 00400 00028 00028 00028 00028 00028	FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF FFFFFBF	FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF		FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF FFFBFFFF	Normal Operation Latency = 2 Burst Type = Interleaved Burst Length = 8 MRS - MODE REGISTER SET (50~) Reserved MRS - MODE REGISTER SET (50~) Normal MRS Operating Mode = Reserved Latency = Reserved Burst Type = Sequential Burst Type = Sequential Latency = 2 Burst Type = Interleaved Burst Length = 8	2.122,221,144,750 s 168.375 ns 24.883,125 us				
Uu	┥											

DDR400 MRS Cycle

I DDR List											
n [¥] n											
C1	: 2045	÷ C2	2049	E De	elta Time: 2	12.75ns	🗧 🔲 Lock Delta Time				
	DDRHS-RW DDRHS-RW										
		DDRHS-RW	DDRHS-RW	DDRHS-RW	DDRHS-RW	DDRHS-RW	DDRHS-RW				
	Sample	Address	RDDatHi	RDDatLo	WRDatHi	WRDatLo	Mnemonics	Timestamp 🕂 🕇			
	2024						(UNKNOWN)	5.125 ns			
	2025	00400									
	2026						DESL - IGNORE COMMAND	5.000 ns			
	2027	00000					ACTV - ROW ADDRESS STROBE (SO~)	94.125 ns			
	2028	00000					READ - COL ADDR READ (SO~)	19.750 ns			
	2029						DESL - IGNORE COMMAND	5.125 ns			
	2030						PRE - PRECHARGE SELECT BANK (SO~) DESL - IGNORE COMMAND ACTV - ROW ADDRESS STROBE (SO~) READ - COL ADDR READ (SO~) DESL - IGNORE COMMAND DESL - IGNORE COMMAND DESL - IGNORE COMMAND READ DATA READ DATA READ DATA	4.750 ns			
	2031		50005005	50005545			DESL - IGNORE COMMAND	5.000 ns			
	2032 2033		F000E987	FOOOFEAS			READ DATA READ DATA	4.875 ns 5.125 ns			
	2033		F000EF2F F000EF2F	F000EF6F F000EF6F			READ DATA	5.125 ns 4.750 ns			
	2034		FOODEF2F	F000EF6F			READ DATA	4.750 ns			
	2035		FOODEF2F	FOODEF6F			READ DATA	4.875 ns			
	2036		FOODEF2F	F000E2C3			READ DATA	5.000 ns			
	2037		F000FF14	FOODEF6F			READ DATA	4.875 ns			
	2038		FOODEF2F	F0008008			READ DATA	5.000 ns			
	2040						DESL - IGNORE COMMAND	4.875 ns			
	2040						DESL - IGNORE COMMAND	5.000 ns			
	2042						DESL - IGNORE COMMAND	4.875 ns 🖃 🗖			
	2043						(UNKNOWN)	5.000 ns			
	2044	00400					PRE - PRECHARGE SELECT BANK (SO~)	4.875 ns			
	2045						DESI TOUDE COMMUNE				
14	2046	04000					ACTV - ROW ADDRESS STROBE (SO~)	183.000 ns			
	2047	04078					WRITE - COL ADDR WRITE (SO~)	19.875 ns			
	2048						DESL - IGNORE COMMAND ACTV - ROW ADDRESS STROBE (SO~) WRITE - COL ADDR WRITE (SO~) DESL - IGNORE COMMAND	5.000 ns			
	2049	L	L	L	l	l	I WRITE DATA	4.8/5 ns			
	2050		[[02061		WRITE DATA	5.000 ns			
	2051						WRITE DATA	4.875 ns			
	2052						WRITE DATA	5.125 ns			
	2053	04078					WRITE - COL ADDR WRITE (SO~)	4.875 ns			
	2024						WRITE DATA	5 000 m l			
	2054						WRITE DATA	5.000 ns			
	2055 2056					F000	WRITE DATA WRITE DATA	4.875 ns 5.000 ns			
	2056						WRITE DATA	4.875 ns			
	2057						WRITE DATA	4.8/5 ns			
	2058						WRITE DATA	4.750 ns			
	2059						WRITE DATA	5.125 ns			
	2060	04078					WRITE - COL ADDR WRITE (SO~)	4.875 ns			
		104070					WETTE DATA				
	1										

Ordering / Contact Information

Part Number NEX-DDRHS

Includes: NEX-DDRHS adapter Software Manual

Options include

NEX-DDRSPA - TLA Software Plug-In for determining optimum Setup & Hold sample points.

Postal: Nexus Technology, Inc. 78 Northeastern Blvd. #2 Nashua, NH 03062

Telephone: 877-595-8116

- **Fax:** 877-595-8118
- Email: support@nexustechnology.com quotes@nexustechnology.com techsupport@nexustechnology.com
- Website: www.nexustechnology.com

Placing an Order

Credit Card orders can be placed directly at 877-595-8116. Purchase orders can be faxed to 877-595-8118.

Nexus Technology, Inc. reserves the right to make changes in design or specification at any time without notice. Nexus Technology, Inc. does not assume responsibility for use of any circuitry described. All trademarks are the property of their respective owners.