

Fully Buffered DIMM (FBD) Interposer

NEX-FBDLAIx



- The NEX-FBD-LAI product is designed to capture and decode Northbound and Southbound FBD traffic for a bank of FB DIMMs
- An AMB is used in LAI mode to decode serial data, and then present this as raw Frame data to the Logic Analyzer
- The AMB also echoes the SB serial traffic to the FB DIMM plugged into the straddle-mount connector on the LAI, and the NB traffic to the target's memory controller
- Acquisition of FBD Address / Command, Read and Write data
- Interposer Design so that no valuable memory slots are lost
- NEX-FBD-LAI design does not require a dedicated slot
- NEX-FBD-LAI brings the logic analyzer probe point two feet away via the blue coax cables shown in the picture above, reducing required keep out volume
- Accurate 8GHz timing analysis on every channel
- Time correlation with data from other acquisition modules
- Acquisition of DDR activity up to 667MT/s. This equates to a serial speed of 4Gb/s.

General Description

- The NEX-FBDLAI product is an interposer design. The interposer is a rigid-flex-rigid board arrangement with one rigid board that plugs into the target FB DIMM connector with a short length of flex that attaches to a second small rigid board that has the target FB DIMM connector on it.
- Ten 20-conductor micro coax cables connect to the first rigid board (plugged into the target's FB DIMM connector), and each of these cables terminate in a small PCB where the TLA P6860 probes connect.
- Each NEX-FBDLAI has Event Bus connectors on it so that the Event Bus can be daisy-chained from one FBD LAI interposer to another. The Event Bus would be used in a target system that is using multiple FBD LAI interposers to debug at a system level. The Event Bus allows the AMB device on each LAI to "communicate" with other AMB devices and permit cross-triggering between the AMB devices. The Event Bus would not be used in a single NEX-FBDLAI debug situation.
- The AMB device on the NEX-FBDLAI product has 11 Trigger signals that can be used to inform the TLA when a specific event has been recognized by the AMB device.
- The SMBus interface on the NEX-FBDLAI provides the means to program the internal trigger capability of the AMB chip. This is done via software provided with the FBDLAI that runs on the TLA or on another stand-alone PC. An adapter is provided to convert the TLA's or PC's USB connection to SMBus.
- Pre-Defined Symbols for easy trigger setup based on the DRAM and Channel commands defined in the JEDEC specification.
- No Dedicated Slot Required The logic analyzer connects above the normal FB DIMM height so that there is no interference with adjacent DIMMs.

📅 FBDLAI MVu			_ [] ×		
E ₽₊ <u>%</u> 🖻 6	Time/Div: 2ns 💽 🌉	다 🔍 🗲 🕅 🔶 Search	·		
C1: -50ns 📑	C2: 50ns 📑 Delta Time: 100ns	🗧 🔲 Lock Delta Time			
MagniVu: Sample	C1: C2:	Delta:			
		\			
MagniVu: Sample	-11.875 ns		11.875 ns		
MagniVu: AMBCLK0					
MagniVu: zzSBBit0		03F			
MagniVu: zzSBBit1			"/XXXX		
MagniVu: zzSBXfer0	03F 07F 03F 07F 23F	07F 03F 07F 03F 07F	03F 07F		
MagniVu: zzSBXfer1	281 25F 281 25F 281	25F (081) 25F (081) 25F	281 25F		
MagniVu: zzNBBit0	000	03E 01F 001 000	00F 02A		
MagniVu: zzNBBit1	000	03E 01F 001 000	00F 02A		
MagniVu: zzNBXfer0	0000	3FFF 0000	3FFF 0000		
MagniVu: zzNBXfer1	0000	3FF 0000	3FFF		

Timing Display

NEX-FBD-LAI-x Timing Display


State Display

#	FBDLAI List							<u>- 0 ×</u>
n [¥] n	n 🐂 🖳 🕉 🖆 🔺 🗛 🎊 🛊 🕅 🛊 Search 🔽							
	1: 1428		Delta Time: -232.5ns 📑	🗖 Lock Delta Time				
FE	3DLAI	FBDLAI						
	Sample	FBDLAI Mnemonics		zzSBBitO	zzSBBit1	zzNBBitO	zzNBBit1	
	1348	6:000011 7:001100 8:110010 9:010001 10:100000 11:000010 11:000010 2:000010 4:000010 4:000010 5:000100 6:000100 6:000100 6:000100 9:010001 9:010001 0:100000 11:000000 Transfer S0:000111	0001 7: 111111111111 111 8: 1111111111111 111 9: 1111111111111 1111 9: 1111111111111 1111 11111111111111 1111 111111111111111 1111 111111111111111 1111 111111111111111 1111 111111111111111111111111111111111111	FFF	777	AAA AAA	AAA	;
	1350	1:000101 2:000001 3:000100 4:000010 6:000011 7:00100 8:000010 9:110001 10:100000 11:000000 11:000000 2:000000 3:000000 4:000000 6:000000 6:000000 8:000000	1111 2: 00000000000000 0001 3: 111111111111111111111111111111111111	000	000	AAA	AAA	, , , , , , , , , , , , , , , , , , , ,

NEX-FBD-LAI-x State Display - Hardware Mode (raw Frame data displayed)

🔠 FBDLAI List						<u>- 🗆 ×</u>	
₩ 🗣 🐰 🖻 💼 📾 🔺 🗛 🎊 🛉 🕅 🐓 Search 🔽							
	: 1428	😴 C2: 1366 😴 Delta Time: -232.5ns 🚎 🗖 Lock Delta 1	lime				
FB	DLAI	FBDLAI					
	Sample	FBDLAI Mnemonics	zzSBBitO	zzSBBit1	zzNBBitO	zzNBBit1	
	1344 1345 1346 1347 1348	TRAINING TRAINING TRAINING TRAINING TRAINING	FFF FFF FFF FFF FFF	777 777 777 777 777 777	AAA 3FE 001 FCF AAA	AAA 3FE 001 FCF AAA	
	1349 1350	SB A: Activate DIMM:0 Rank:1 Bank:3 Addr: 0x777F Write Data: ECC: 0x20 0x777777FF 0x080A9524 WS:1 NB : Idle SB A: Channel NOP S: Channel NOP B: Channel NOP C: Channel NOP	000	000	AAA	AAA	c
	1351	NB : Idle SB A: Channel NOP B: Channel NOP C: Channel NOP NB : Idle	000	000	3FE	3FE	C
	1352	SB A: Sync SD:0 IER:0 ERC:0 ELOs:0 Reg:0 Latency:13 NB : Idle	AAO	550	001	001	C
	1353	SB A: Channel NOP B: Channel NOP C: Channel NOP NB : Idle	000	000	FCF	FCF	¢
	1354	SB A: Channel NOP B: Channel NOP C: Channel NOP	000	000	ала	ааа	c
	1355	NB : Idle SB A: Channel NOP B: Channel NOP C: Channel NOP	000	000	ааа	AAA	¢
	1356	NB : Idle SB A: Activate DIMM:0 Rank:0 Bank:0 Addr: 0x0000 B: Channel NOP C: Channel NOP	000	000	AAA	AAA	1
	1357	NB : Idle SB A: Channel NOP Write Data: ECC: 0x11 0x11111111 0x11111111 WS:0 NB : Idle	110	110	000	000	4
	1358	NB : Late SB A: Channel NOP	220	220	000	000	


NEX-FBD-LAI-x State Display - Software Mode (Frame data decoded)



Note: This mechanical drawing of the NEX-FBD-LAI does not show the coax cables and the small boards that interface to the Tektronix Logic Analyzer


Mechanical Outline


NEX-FBDLAI-RG Front VIEW (Rigid Version)



Keep out Volumes (Flex version)

The probe is designed to fit within a minimum DIMM pitch of 0.375" for non-stacked DIMMs and 0.4" for stacked SIMMs. The KOV is based on the current FDB size SIMMs which is 1.2" tall and does not account for other "Custom" DIMMs.





Horizontal Orientation (Courtesy Intel)

The keep out volume shown in the left half of the above diagram represents two FBD-LAI products plugged into adjacent DIMM slots and both using right angle support brackets (included). Both LAIs are angled to the right with the left one bent over the other, with the LA cables exiting to the right.

Tektronix Logic Analyzer Support and Configuration

A TLA700 equipped with three merged 136-channel 450MHz state speed acquisition modules (TLA7AA4 or TLA7AB4 cards) is required. In addition, ten P6860 Tektronix probes are required.

Ordering / Contact Information

Please see the website or contact us for complete solutions.

r NEX-FBDLAI or NEX-FBDLAI-RG		
NEX-FBDLAIx adapter		
Software		
Manual		
Nexus Technology, Inc.		
78 Northeastern Blvd. #2		
Nashua, NH 03062		
877-595-8116		
877-595-8118		
support@nexustechnology.com		
quotes@nexustechnology.com		
techsupport@nexustechnology.com		
www.nexustechnology.com		

Placing an Order

Credit Card orders can be placed directly at 877-595-8116. Purchase orders can be faxed to 877-595-8118.

Nexus Technology, Inc. reserves the right to make changes in design or specification at any time without notice. Nexus Technology, Inc. does not assume responsibility for use of any circuitry described. All trademarks are the property of their respective owners.