


PCI 32-bit Bus Adapter and Analysis Software for Tektronix Logic Analyzers

NEX-PCI32



- Quick Convenient Connection to the PCI bus
- Logic Analyzer Setup Software gets you up and running fast
- Disassembly of the PCI Bus
 - Cycle Identification
 - Config Cycle decoding including register evaluation
 - Ability to selectively ignore Idle and Wait States
- Unique features when using a TLA600/TLA700
 - State Analysis to 200MHz
 - Timing Analysis to 8GHz (125ps) on each Channel
 - Simultaneous State and Timing Acquisition on each Channel
 - Trigger on setup/hold violations on all Channels

Please contact us for information on other PCI adapters including: a PCI 32-bit extender card and a PCI 32/64-bit card.

General Description

PCI32SW Disassembly Software

The included NEX-PCI32SW disassembly software executes on the Tektronix Logic Analyzer. This software decodes bus transactions and displays information in easily understood text form, just like a typical Tektronix microprocessor disassembler. All PCI Cycle types are identified and Config cycles are decoded to reflect the meaning of the registers. For instance, Command and Status registers are completely evaluated, with each bit's state being presented in easy-to-read text (see Fig. 1). Device information is translated according to Class, sub-Class, and Type to inform the user as to what device (IDE disk, Video controller, network interface, etc.) is being accessed (see Fig. 1).

It is also possible to filter the data display to show only those cycle types of interest. The user can choose to display or suppress Memory, I/O, or Config cycles to permit easy and quick analysis of only those cycles of interest. Figure 4 shows the same area of acquired data as that in Figure 1, but with Memory and I/O cycles suppressed

Another feature of the disassembly software is its ability to intelligently acquire PCI data. By taking advantage of the data clocking power built in to the Tektronix Logic Analyzers the disassembly software is able to acquire only the PCI bus cycles and ignore Idle and Wait states. This means that the user is able to make optimum use of the acquisition card's memory and see more bus transactions. For debug purposes the user also has the ability to override this function and acquire data on every PCI CLK rising edge to permit the user to see all of the bus traffic including the Idle and Wait states.

Timing Analysis

Timing analysis of the PCI bus can be done at the maximum asynchronous rate of the Tektronix Logic Analyzer. For example the TLA600/700 system with a minimum of 102 channel acquisition module can acquire timing data at 2GHz (125ps) on each channel. Fast timing acquisition and low capacitive loading (the passive NEX-PCI32 adapter module and the < 2pf/P6434 and 0.7pf/P6860 logic analyzer probe) provide excellent timing analysis on each monitored channel of the PCI bus.

NEX-PCI Adapter Module

The NEX-PCI32 adapter provides a quick convenient connection to standard Tektronix logic analyzers. The adapter has a Universal card edge that will work in either 3.3V or 5V applications. Please call for information on a PCI interface adapter that supports the Tektronix high density probe adapter (P6434/P6860) or 64-bit PCI applications.

The NEX-PCI32 adapter is not an extender card. It occupies a slot and allows the PCI card under test to remain in its slot. This method does not affect the electrical interface to the module under test. Leads and grabbers are provided for acquiring the slot-specific signals, REQ# and GNT#. Please call for information on a 32-bit PCI adapter that has extender card capability.

Timestamp

All acquired data is timestamped on Tektronix logic analyzers; no acquisition memory is used to accomplish this. The timestamp resolution on the TLA600/700 system is 125ps, and 10ns on the DAS9200 and TLA510/20.

Correlation

While the NEX-PCI32 package is being used with a Tektronix logic analyzer to monitor the PCI activity, another acquisition module can be used to monitor activity elsewhere within the system. The results of the two acquisitions can be correlated in time to determine the sequence of actions that occurred. For instance, the system microprocessor could be monitored and correlated with bus activity to verify CPU and PCI bus communication.

Setup/Hold Triggering

Setup and hold specifications can be verified, and margins tested, using the TLA600/700. Each channel group (address, data, control, etc..) or individual channel can have a different setup time and hold time violation set as a fault trigger. If any individual channel or any channel in a group is ever in violation of the specified setup and hold time, the logic analyzer will stop and show the violation. The timing resolution of the acquired data at the violation point is 8GHz (125ps).

Setup and hold margin testing can be done by altering the setup and hold times set for the violation trigger in 500ps increments. Changing these values until a violation occurs will show the actual setup and hold of the system under test.

Simultaneous State and Timing Acquisition

The Tektronix TLA600/700 Logic Analyzer offers the unique capability of being able to acquire timing and state data through the same probes at the same time. For example, a user is able to view timing data acquired at 125ps resolution, with state data acquired synchronously (for instance, using NEX-PCI32 custom clocking or clocking on every rising edge of CLK). This resolution gives the hardware designer the ability to easily determine edge relationships between any signal without having to deal with the inconvenience and loading problems that are inherent when forced to double-probe with individual state and timing acquisition cards.

Disassembly (State Analysis)

Type 0 Register 2 Function 0 CONFIG READ DATA

Class 0x03 - Display controller

Prog. I/F 0x00 - VGA compatible

Type 0 Register 1 Function 0 CONFIG READ DATA

Parity Errors disabled VGA Palette Snoop disabled Mem Write & Inv. disabled

Memory Access disabled

I/O Access disabled

WRITE ADDRESS

I/O WRITE DATA

🔍 Exploring - 80... 🛛 🖃 Control Panel 🛛 📊 TLA 700 - ...

Special Cycle Recog. disabled Master disabled

Wait Cycle disabled

Timestamp

2.526,500 us

150.500 ns

23.317,000 us 2.074,500 us

90.500 ns

1.955,000 us


150.500 ns


13.510,500 us

90.000


ns | • [

14.943,329,000 ms





📻 Grablt Pro



TLA 700 - [Listing 3]

812

813

815 816

818

819

🛃 Start

ample

<u>File E</u>dit <u>V</u>iew <u>D</u>ata <u>S</u>ystem <u>W</u>indow <u>H</u>elp

01000008

03000043 03000043

03000043

03000043

03000043 000C0000 ----FFFF

00000CF8

80006804 01000004

01000004

-----00 -----00

----00 -----00

----00 ----00

----00

-----00

00000CF8

80006804

I/0

PCI32 PCI32 Addr_Dat Mnemonics

CONFIG READ ADDRESS

Revision ID 67 MEMORY READ ADDRESS

1/0 WRITE ADDRESS

I/O WRITE DATA

CONFIG READ ADDRESS

MEMORY READ DATA

Sub-Class 0x00

Timing Analysis

TLA 700 - [Wa Eile Edit Vie		dow Help		_ 문 ×
		Time/Div: 20ns		
C1: 50ns	C2: 50ns	🗧 🛛 Delta Time: 🛛	Ons 🛨	
Mag_AD[0]	C1: 0	C2: 0	Delta: 0	
		Ţ	2	
Mag_Sample	-86.800 As			118.800 75
Mag_Addr_Dat	00000CF8	01000004		03000000
Mag_C/BE#[0]				
Mag_C/BE#[1]				
Mag_C/BE#[2]		ي و المحد المحد المحد		
Mag_C/BE#[3]				
Mag_CLK				
Mag_DEVSEL#				
Mag_FRAME#		ی محمد محمد ر وروی		
Mag_IDSEL				
Mag_IRDY#				
Mag_STOP#				
Mag_TRDY#				
Mag_AD[31]				
Maq AD[30] ∢				······································
		1 7 2		
👧 Start 🔍 Exp	loring - 80 🛛 🐼 Control	Panel 📊 TLA 700 🕻	🚍 Grabit Pro	12:14 PM

125ps acquisition on each channel provides excellent timing analysis. Each channel is labeled with the appropriate PCI signal name. Bus format display of grouped signals shown.

Disassembly (with Data Filtering)


	TLA 700 - [Listing 3] Elle Edit View Data System Window Help ■ ■ ×					
	Sample	PCI32 Addr_Dat Mnemonics		Timestamp •		
	818 819	03000043 01000004 01000004 00 00 00 00	Revision ID 67 CONFIG READ ADDRESS Type O Register 1 Function 0 CONFIG READ DATA Wait Cycle disabled Parity Errors disabled VGA Palette Snoop disabled Mem Write & Inv. disabled	14.970,766,000 ms 150.500 ns 🔤 💶		
2	822	00 00 00 00 01000004 01000004	Special Cycle Recog. disabled Master disabled Memory Access disabled I/O Access disabled CONFIG WRITE ADDRESS	15.616,500 us		
	823	02 02 02 02 02 02 02	Type 0 Register 1 Function 0 CONFIG WRITE DATA Wait Cycle disabled Parity Errors disabled VGA Palette Snoop disabled Mem Write & Inv. disabled Special Cycle Recog. disabled Master disabled Memory Access enabled	150.500 ns		
	826	02 01000008	I/O Access disabled CONFIG READ ADDRESS	63.637.500 us		
🙀 Start 🔍 Exploring - 80 😡 Control Panel 📅 TLA 700 🕞 Grabit Pro 12:12 PM						

Same disassembly with Memory and I/O cycles supressed.

Tektronix Logic Analyzers Supported

TLA600 or TLA700 with a minimum of 102 channel acquisition module TLA510 or TLA520 (one acquisition module used) DAS9200 with a 92A96 or 92C96 (any memory depth) Prism 3000 with a 32GPX or 32GPD

Mechanical Outline



Ordering / Contact Information

Part Number NEX-PCI32

Includes: NEX-PCI 32-bit adapter board Software for DAS9200, TLA510/520 3 1/2" floppy TLA600/700 3 1/2" floppy Support for DAS9200 5 1/4" drive or Prism 3000 available upon request Manual

Postal: Nexus Technology, Inc. 78 Northeastern Blvd. #2 Nashua, NH 03062

Telephone: 877-595-8116

Fax: 877-595-8118

- Email: support@nexustechnology.com quotes@nexustechnology.com techsupport@nexustechnology.com
- Website: www.nexustechnology.com

Placing an Order

Credit Card orders can be placed directly at 877-595-8116. Purchase orders can be faxed to 877-595-8118.

Nexus Technology, Inc. reserves the right to make changes in design or specification at any time without notice. Nexus Technology, Inc. does not assume responsibility for use of any circuitry described. All trademarks are the property of their respective owners.