

PCI 32/64-bit Bus Adapter & Analysis S/W for Tektronix Logic Analyzer

# NEX-PCI64HS3/5



- High Density connectors provide quick convenient connection to the PCI bus
- Designed for 66MHz+ PCI
- Matched trace length design
- No active buffering of the PCI bus
- Disassembly of the PCI Bus
  - Cycle Identification
  - Config Cycle decoding including register evaluation
  - Ability to selectively ignore Idle and Wait States
- Extender card design
- Timing Analysis to 8GHz (125ps) on each channel
- Logic Analyzer Setup Software gets you up and running fast
- Simultaneous State and Timing acquisition on each channel
- Trigger on setup/hold violations on all channels

Please contact us for information on other PCI adapters.

# **General Description**

# **PCI32/64HS Disassembly Software**

The included NEX-PCI32HS and NEX-PCI64HS disassembly software executes on the Tektronix Logic Analyzer. This software decodes bus transactions and displays information in easily understood text form, just like a typical Tektronix microprocessor disassembler. All PCI Cycle types are identified and Config cycles are decoded to reflect the meaning of the registers. For instance, Command and Status registers are completely evaluated, with each bit's state being presented in easy-to-read text (see Fig. 1). Device information is translated according to Class, sub-Class, and Type to inform the user as to what device (IDE disk, Video controller, network interface, etc.) is being accessed (see Fig. 1).

It is also possible to filter the data display to show only those cycle types of interest. The user can choose to display or suppress Memory, I/O, or Config cycles to permit easy and quick analysis of only those cycles of interest. Figure 4 shows the same area of acquired data as that in Figure 1, but with Memory and I/O cycles suppressed

Another feature of the disassembly software is its ability to intelligently acquire PCI data. By taking advantage of the data clocking power built in to the Tektronix Logic Analyzers the disassembly software is able to acquire only the PCI bus cycles and ignore Idle and Wait states. This means that the user is able to make optimum use of the acquisition card's memory and see more bus transactions. For debug purposes the user also has the ability to override this function and acquire data on every PCI CLK rising edge to permit the user to see all of the bus traffic including the Idle and Wait states.

# **Timing Analysis**

Timing analysis of the PCI bus can be done at the maximum asynchronous rate of the Tektronix Logic Analyzer. For example the TLA600/700 system with a 102 or 136-channel module can acquire timing data at 8GHz (125ps) on each channel. Fast timing acquisition and low capacitive loading (the passive NEX-PCI64HS5/3 adapter module and the < 2pf /P6434 and 0.7pf/P6860) provide excellent timing analysis on each monitored channel of the PCI bus.

# NEX-PCI64HS5/3 Adapter Module

The NEX-PCI64HS5/3 adapter provides a quick convenient connection to standard Tektronix logic analyzers. It requires the use of three Tektronix P6434/P6860 high density probes for connection to the TLA700. Please call for information on a PCI interface adapter that is not an extender card.

The NEX-PCI64HS5/3 adapter is available for 5 volt (NEX-PCI64HS5) and 3.3 volt (NEX-PCI64HS3) applications. Please specify the proper part number when ordering.

# Timestamp

All acquired data is timestamped on Tektronix logic analyzers; no acquisition memory is used to accomplish this. The timestamp resolution on the TLA600 or 700 system is 125ps.

# Correlation

While the NEX-PCI64HS5/3 package is being used with a Tektronix logic analyzer to monitor the PCI activity, another acquisition module can be used to monitor activity elsewhere within the system. The results of the two acquisitions can be correlated in time to determine the sequence of actions that occurred. For instance, the system microprocessor could be monitored and correlated with bus activity to verify CPU and PCI bus communication.

# **Setup/Hold Triggering**

Setup and hold specifications can be verified, and margins tested, using the TLA600/700 Logic Analyzer. Each channel group (address, data, control, etc..) or individual channel can have a different setup time and hold time violation set as a fault trigger. If any individual channel or any channel in a group is ever in violation of the specified setup and hold time, the logic analyzer will stop and show the violation. The timing resolution of the acquired data at the violation point is 8GHz (125ps).

Setup and hold margin testing can be done by altering the setup and hold times set for the violation trigger in 125ps increments. Changing these values until a violation occurs will show the actual setup and hold of the system under test.

#### **Simultaneous State and Timing Acquisition**

The Tektronix TLA600/700 Logic Analyzer offers the unique capability of being able to acquire timing and state data through the same probes at the same time. For example, a user is able to view timing data acquired at 125ps resolution, with state data acquired synchronously (for instance, using NEX-PCI64HS5/3 custom clocking or clocking on every rising edge of CLK). This resolution gives the hardware designer the ability to easily determine edge relationships between any signal without having to deal with the inconvenience and loading problems that are inherent when forced to double-probe with individual state and timing acquisition cards.

# Disassembly (State Analysis)


	PCI32X Demo	-		_ ć
<u>F</u> ile <u>E</u> dit	<u>V</u> iew <u>D</u> ata <u>S</u> ≀	ystem <u>W</u> indow <u>H</u> elp		ć
	PCI32X	PCI32X		<b>^</b>
Sample	Addr_Dat	Mnemonics	Timestamp	
	03000043	Class 0x03 - Display controller		
	03000043	Sub-Class 0x00		
	03000043	Prog. I/F 0x00 - VGA compatible		
	03000043	Revision ID 67		
81	4 00000CF8	I/O WRITE ADDRESS	29.693,500	us
81	5 80008808	I/O WRITE DATA	90.000	ns
81	6 10000008	CONFIG READ ADDRESS	2.526,500	us
<b>_</b>	10000008	Type 0 Register 2 Function 0		
81	7 03000043	CONFIG READ DATA	150.500	ns
	03000043	Class 0x03 - Display controller		
	03000043	Sub-Class 0x00		
	03000043	Prog. I/F 0x00 - VGA compatible		
	03000043	Revision ID 67		
81	8 00000000	MEMORY READ ADDRESS	23.316,500	us
81	9FFFF	MEMORY READ DATA	2.044,500	us
82	0 00000CF8	I/O WRITE ADDRESS	14.939,329,500	ms
82	1 80008804	I/O WRITE DATA	90.500	ns
82	2 10000004		1.684,500	us 📄
	10000004			
82		CONFIG READ DATA	150.500	ns
	00	Wait Cycle disabled		
	00			
	00	for farcost shoop arounded		
	00			
	00	Special Cycle Recog. disabled		
	00	Master disabled	1	L E

PCI cycles are identified and Config cycles are decoded. Device information is translated according to Class, sub-Class, and Type.

**Timing Analysis** 

#### ▼ READ ADDRESS" ▼ Group Control **-**"CONFIG READ ADDRESS" (XX DUAL ADDRES Group Radix Trigger • Symbolic Symbol File... ports\PCI32\PCI32\_Ctrl.tsf Symbol File Event Name (optional) Cancel Add Delete Help OK

Trigger on pre-defined PCI cycles



125ps acquisition on each channel provides excellent timing analysis. Each channel is labeled with the appropriate PCI signal name. Bus format display of grouped signals shown.

# **Tektronix Logic Analyzers Supported**

All Tektronix TLA600 and TLA700 series Logic Analyzers with a minimum of 102 channels. 100 MHz sync. acquisition on the TLA600 and TLA700 is standard and required for PCI running 100MHz or slower. Any rate faster then 100MHz requires the TLA600 or TLA700 acquisition card upgrade that provides 200 MHz sync. capability. The TLA600 or TLA700 acquisition cards must also have three P6434/P6860 high density probes available from Tektronix.

# PCI64HS-DS-XXX

# Disassembly (with Data Filtering)

<b>11</b> 1	m TLA 700 - [PCI32X Demo]							
	Eile Edit View Data System Window Help							
		PCI32X	PCI32X					
	Sample	Addr_Dat	Mnemonics	Timestamp	<u> </u>			
	812	10000008	CONFIG READ ADDRESS	216.453,000 us	1			
		10000008	Type 0 Register 2 Function 0					
	813	03000043	CONFIG READ DATA	150.500 ns				
		03000043	Class 0x03 - Display controller					
		03000043	Sub-Class 0x00					
		03000043	Prog. I/F 0x00 - VGA compatible					
		03000043	Revision ID 67					
	816	10000008	CONFIG READ ADDRESS	32.310,000 us				
		10000008	Type 0 Register 2 Function 0					
	817	03000043	CONFIG READ DATA	150.500 ns				
		03000043	Class 0x03 - Display controller					
		03000043	Sub-Class 0x00					
		03000043	Prog. I/F 0x00 - VGA compatible					
		03000043	Revision ID 67					
	822	10000004		14.966,465,500 ms				
		10000004	Type 0 Register 1 Function 0					
	823	00	CONFIG READ DATA	150.500 ns				
		00	Wait Cycle disabled					
		00	Parity Errors disabled					
		00	VGA Palette Snoop disabled					
		00	Mem Write & Inv. disabled					
		00	Special Cycle Recog. disabled					
		00	Master disabled					
		00	Memory Access disabled					
		00	I/O Access disabled					
	826	1000004	COMFIG MRITTE ADDRESS	15 617 000 ys	e I			

Same disassembly display with Memory and I/O cycles

suppressed.

#### Copyright © 2009 Nexus Technology, Inc.

# Triggering

# **Ordering / Contact Information**

Part Number NEX-PCI64HS3/5 Includes: NEX-PCI64HS3/5 adapter Software Manual

- Postal: Nexus Technology, Inc. 78 Northeastern Blvd. #2 Nashua, NH 03062
- **Telephone:** 877-595-8116
- **Fax:** 877-595-8118
- Email: support@nexustechnology.com quotes@nexustechnology.com techsupport@nexustechnology.com
- Website: www.nexustechnology.com

# **Placing an Order**

Credit Card orders can be placed directly at 877-595-8116. Purchase orders can be faxed to 877-595-8118.

Nexus Technology, Inc. reserves the right to make changes in design or specification at any time without notice. Nexus Technology, Inc. does not assume responsibility for use of any circuitry described. All trademarks are the property of their respective owners.