DDR3-1867 72-bit SODIMM Slot Interposer w/ECC

Flexible SODIMM Digital Validation

- High Speed DDR3 Digital Validation
- Passive 204-pin 72-bit SODIMM Slot Interposer
- Acquisition Up to DDR3-1867+
- Passive 50% Module Reduction w/MR TechnologyTM
- Automated Logic Analyzer Setup
- DDR3 Protocol Violation Analysis
- Error Code Correction (ECC) Support
- Supports JEDEC EP3-6400, EP3-8500, EP3-10600, and EP3-12800 DDR3 modules
- Compatible with Nexus Memory Compliance Analyzer (MCA) Instrument

Passive Module Reduction (MR) Technology™

Nexus Technology's Module Reduction TechnologyTM is available with this interposer. Products implementing MR TechnologyTM allow for full acquisition, including read and write data, while cutting the hardware requirements in half.

Module Reduction TechnologyTM is a software solution. No qualifier sideband signals are required and no active circuitry is implemented in MR TechnologyTM which would otherwise force double-probing and increase the load on the DDR3 target.

Interposer Design

Nexus Technology recommends DDR3 slot interposers for applications where the customer must have the greatest flexibility in the probing of different 72-bit DDR3 SODIMMs.

This interposer is an extender design and does not require a dedicated SODIMM slot. The logic analyzer connects above the normal SODIMM height so that there is no mechanical interference with adjacent SODIMMs.

This is a passive interposer with no added buffers to conceal system performance.

Software

This DDR3-1867 72-bit SODIMM slot interposer comes with logic analyzer setup software, DDR3 protocol decode software, DDR3 data eye sample point analysis software, and protocol violation software.

Logic Analyzer Setup Software

The logic analyzer setup software (Tektronix refers to these as 'Support Packages') provides a quick setup of the logic analyzer channels and logic analyzer clocking/acquisition parameters. This software also provides protocol decoding of the DDR3 transactions for easy display and logic analyzer

triggering/filtering.

Copyright © 2011 Nexus Technology, Inc. Tracker: SODDR3INTR72-DS-XXX Document Version: 1.00

A NEXUS



Data Sample Point Analysis Software



In order for the logic analyzer to capture data, the DDR3 signals must be digitized. For the command and address bus, this process is relatively straightforward as the center of the valid data eyes align with rising edge of the DDR clock. For the DDR3 data bus signals, the process of determining the optimal sample position for digitization is much more complicated. The valid eyes are purposely skewed - as per the DDR3

specification - on a byte basis relative to the DDR clock. The valid eyes also contain skew (again relative to the DDR clock) on a bit basis due to unavoidable artifacts of high-speed designs and the timing variations caused by the digitizing of the signals based on the threshold.

These, among other factors, make reliable and accurate DDR3 read and write data bus acquisition extremely difficult - if done manually. NEX-DDR3-SPA, provided free, automates this process enabling quick and reliable DDR3 read and write data bus acquisition in only minutes. For more information, please see the NEX-DDR3-SPA product.

Protocol Violation Software




There's a BIG difference between protocol decode and protocol violation analysis. Protocol decoding provides a static tabulation of command and address bus activity. This functionality is made available through the logic analyzer listing window using a Nexus Technology DDR3 support package/setup software. Performing a very different and powerful set of tasks, protocol violation analysis analyzes the entire logic analyzer memory, compiling statistical information and error reporting based on every command

acquired. This provides a global picture of the activity on the bus and - more importantly - analyzes every command to see that the protocol adheres to the JEDEC specification. Please see the NEX-DDR-PROTOCOL product for more information.

Digital Validation

Logic analyzer setup software (TLA support package) is included with these products. This setup software acquires/reconstructs the 800MHz command/address bus and acquires/reconstructs the 1,867MT/s read write data from the data bus. The software also decodes and displays the bus protocol, shows the valid read/write data and provides easy DDR protocol triggering to quickly capture relevant data.





These products also come with the NEX-DDR-PROTOCOL software tool. This software provides statistical information and global bus activity to quickly give the user an overview of the DDR3 bus activity without having to revert to a listing or waveform window. The software also performs basic protocol

violation checking. Advanced protocol violation checking is available for purchase separately. Please see the NEX-DDR-PROTOCOL product for more information on this powerful tool.

Nexus Technology has designed this interposer to have a minimal effect in your target. As with any interposer solution, approximately one inch of trace length will be added between your target and the SODIMM. Depending on the target layout, memory controller, SODIMM type and SODIMM socket being probed, an interposer may affect the performance of your system. All users are given 30 days to qualify the interposer in their system. Should performance issues arise it is important to know that alternate solutions are available. Nexus Technology offers NEXVu SO-VDIMMs which provide both optimal probe points (at the memory components) and no added trace length or interposer effects. Also


available are memory component products which also provide optimal probe points, extremely small added trace lengths, and extremely small interposer effects.

Performance You Can See™

mm mm <t< th=""><th colspan="8">III Listing 3</th></t<>	III Listing 3									
Sample Timestamp R_SD0R30_2C Kresson/2 R_SD0R30_2C Address_0 R_SD0R30_2C DataWit R_SD0R30_2C Address_0 R_SD0R30_2C DataWit R_SD0R30_2C Address_0 R_SD0R30_2C DataWit R_SD0R30_2C DataWit <thr_sd< th=""><th colspan="9"></th></thr_sd<>										
Jampin B Intervalue Maderess_0 Datain Datain Datain 487 635 pp DESL - DEVICE DESELECT	Δt ▼ Cursor 1 ▼ to Cursor 2 ▼ = 5.996ns									
488 2.383 rs DESL - DEVICE DESLECT		Sample	Timestamp		R_SDDR3D_2C Address_0			R_SDDR3D_2C ChekBits	Â	æ
488 2.383 rs DESL - DEVICE DESLECT		487	625 ps	DESL - DEVICE DESELECT					T T	11
489 6.25 ps DESL DEVICE DESLECT										
491 625 ps M. WRITE (SLP) Bank: 7 70168		489	625 ps	DESL - DEVICE DESELECT						
492 2.363 ms DESL - DEVICE DESELECT			2.363 ns	DESL - DEVICE DESELECT						
493 625 ps DESL - DEVICE DESELECT			625 ps		70168					
494 2.403 ns DESL - DEVICE DESELECT				DESL - DEVICE DESELECT						
495 625 ps MK - WRITE (SLP) Bark: 7 702.70				DESL - DEVICE DESELECT						
496 2.363 rs WRITE DATA EB77743E B6091F22 9C 497 625 ps WRITE DATA EB77605C B6090F22 1C 493 625 ps WRITE DATA EB77605C B6090F22 1C 498 2.383 rs DEL DEVICE DESELECT				DESL - DEVICE DESELECT						
497 625 ps WITE DATA WITE DATA					70170					
497 625 ps wRITE DATA wRITE DATA		496	2.363 ns			EB77743E				
HITTE DATA Construction BE77605C B66090+4C 1C 498 2.383 ps DEXL = DESLECT		40-	6.75							
498 2.383 ns DESL - DEVICE DESELECT 70178		497	625 ps							
499 625 ps WR. WRIE (SL#) Bark: 7 70.78		100				EE//605C	86090F4C	10		
500 2.363 is WRITE DATA				DESL - DEVICE DESELECT	704 70					
WRITE DATA WRITE DATA WRITE DATA WRITE DATA MRITE DATA WRITE DATA 502 S2DF1492 2.383 ns S2DF1492 B3278902 S2DF1492 B37890C3 S2DF1492 B37890C31 B37800C3 B37800C3 B37800C3 B37800C3 B37800C3 B37800C3 B37800C3			625 ps		/01/8	CCC0 35 70	0.004.374.7	D.4		
501 625 ps WRITE DATA WRITE DATA		500	2.363 hs							
WRITE DATA		5.01	CDC	WRITE DATA						
502 2.383 ns DESL - DEVICE DESELECT		201	625 ps							
503 625 ps DESL - DEVICE DESELECT		502	2 202 mm			C14504F5	B3/890C3	00		
504 2.383 ns WRITE DATA										
SO5 625 ps WRITE DATA WRITE DATA WRITE DATA WRITE DATA WRITE DATA				WRITE DATA		C4498245	1 550 75 70	CE		
505 625 ps WRTTE DATA		504	21000 115							
WRITE DATA		505	625 ns				C8E2D218			
506 2.343 ns DESL - DEVICE DESELECT		505	025 05							
507 625 ps WR - WRITE (30#) Bank: 1 10160		506	2,343 ns	DESL - DEVICE DESELECT						
508 2.403 rs DESL - DEVICE DESELECT				WR - WRITE (SO#) Bank: 1	10160					
509 625 ps DESL - DEVICE DESELECT	ED.									
511 625 ps DESL - DEVICE DESELECT	Y		625 ps	DESL - DEVICE DESELECT					i .	
511 625 ps DESL - DEVICE DESELECT				DESL - DEVICE DESELECT						
S13 G25 ps WRITE DATA WRITE DATA		511	625 ps	DESL – DEVICE DESELECT						
513 625 ps WRITE DATA		512	2.363 ns			3B6A201C	6768E9D4			
WRITE DATA										
514 2.403 ns DESL - DEVICE DESELECT		513	625 ps							
515 625 ps DESL - DEVICE DESELECT						3E6A5D1C	6768FF9C	AE		
516 2.363 ns DESL - DEVICE DESELECT										
517 625 ps DESL - DEVICE DESELECT										
518 2.383 ns DESL - DEVICE DESELECT										
519 625 ps DESL - DEVICE DESELECT										
520 2.363 ns DESL - DEVICE DESELECT				DESL - DEVICE DESELECT						
521 625 ps DESL - DEVICE DESELECT			625 ps							
522 2.383 ns DESL - DEVICE DESELECT										
523 625 ps DESL - DEVICE DESELECT		521	625 ps	DESL - DEVICE DESELECT						
524 2.363 ns DESL - DEVICE DESELECT				DESL - DEVICE DESELECT						
525 625 ps DESL - DEVICE DESELECT										
526 2.383 ns DESL - DEVICE DESELECT				DESL - DEVICE DESELECT						
527 625 ps DESL - DEVICE DESELECT				DESL - DEVICE DESELECT						
528 2.383 ns PDE - POWER DOWN ENTRY: CKE1 S3#				DESL - DEVICE DESELECT						
				DESL - DEVICE DESELECT					-	14
		528	2.383 ns			l			1	
		•						•		

DDR3-1600 State Decode

Performance You Can See™ (cont.)





DDR3-1600 MagniVu Reads Timing

Tektronix Hardware Requirements

DDR Speed	Acquisition	Mainframe Required	Module(s) Required	Probes Required**
DDR3>1333	Cmd/Address Read and Write	TLA7000	2- TLA7BB4 1.4GHz	1- Nexus NEX-PRB1XL 3- Tektronix P6960HCD
DDR3-1333	Cmd/Address Read and Write	TLA7000	1- TLA7BB4 750MHz (or 1.4GHz)	4- Nexus NEX-PRB1XL

**Please note that the NEX-SODDR3INTR72 requires 4- Tektronix P6960HCD probes at DDR3>1333.

Product Configuration Table

Nomenclature	Nexus Probes	Nexus Hardware	Nexus Software Included
	Included	Included	
NEX-SODDR3INTR72	No – Note 1	1- DDR3-1867 72-bit SODIMM Slot Interposer	 TLA Setup & Protocol Decode Support Packages w/MR TechnologyTM NEX-DDR3SPA Data Threshold & Sample Point Analysis NEX-DDR-PROTOCOL Protocol Violation
NEX-SODDR3INTR72-PR1	Yes – Note 1	1- DDR3-1867 72-bit SODIMM Slot Interposer 1- NEX-PRB1XL	 1- TLA Setup & Protocol Decode Support Packages w/MR TechnologyTM 1- NEX-DDR3SPA Data Threshold & Sample Point Analysis 1- NEX-DDR-PROTOCOL Protocol Violation
NEX-SODDR3INTR72-PR4	Yes – Note 2	1- DDR3-1867 72-bit SODIMM Slot Interposer 4- NEX-PRB1XL	 1- TLA Setup & Protocol Decode Support Packages w/MR TechnologyTM 1- NEX-DDR3SPA Data Threshold & Sample Point Analysis 1- NEX-DDR-PROTOCOL Protocol Violation

Note 1: Four Nexus Technology NEX-PRB1XL probes can be used at/up to DDR3-1333 and can be ordered as a complete package as shown in the table above. One Nexus Technology NEX-PRB1XL and three Tektronix P6960HCD probes are required for DDR3>1333 (the P6960HCD probes must be purchased from Tektronix).

Note 2: Four Nexus Technology NEX-PRB1XL probes can be used at/up to DDR3-1333 and can be ordered as a complete package as shown in the table above. Four Tektronix P6960HCD probes are required for DDR3>1333and must be purchased from Tektronix.

Further Information

Please contact us by telephone, email or mail as listed below. Email is preferred. Normal business hours are 9:00 - 5:00 EST.

Telephone 877-595-8116 International 603-329-3083 Fax 877-595-8118 Address 78 Northeastern Blvd. Unit 2 Nashua, NH 03062 Technical Support techsupport@nexustechnology.com Quote Requests quotes@nexustechnology.com General Information support@nexustechnology.com



Copyright © 2011 Nexus Technology, Inc. Tracker: SODDR3INTR72-DS-XXX Document Version: 1.00