MA4100 Memory Analyzer

Benchtop Memory Analyzer



SPECIFICATIONS

- DDR4-3200
- DDR3-3200
- ClockSafe™
- 1G-sample acquisition depth
- Programmable probe termination
- 11ps x 10mV x 20-channel analog characterization (iCiS™)
- Real-time analysis
- Real-time memory performance metrics
- Real-time memory compliance margins and validation
- Trigger in and trigger out

KEY FEATURES

- Application software ready for bench, remoteto-lab or offline operation
- Application includes advanced listing, waveform, tables and charting
- Turnkey setup, including automated MRS capture and analysis
- Patented interposer/probe designs
- Analyze thousands of real-time memory parameters
- Full featured, industry standard trigger system
- Automated analysis runs for everything from detailed setup information to quick summary

- runs, to in-depth extended data logging or margin testing runs
- ClockSafe™: Continuous analysis across clock stops and clock frequency changes
- Analog eye characterization on 20-channels simultaneously at 11ps x 10mV
- Correlate with an oscilloscope for memory DQ data capture
- Integrated Windows 10 Controller

APPLICATIONS

- DDR4 and/or DDR3
- Memory validation and debug
- Monitoring bus traffic
- Bus traffic measurement
- Optimization of memory performance
- Analog insight
- JEDEC JESD79-4 rates to DDR4-3200
- JEDEC JESD79-3 rates to DDR3-3200





RESULTS OVERVIEW

STATE CAPTURE




Figure 1 DDR4 State Listing Example

State capture results include continuous traffic around one or more events of interest. The traffic, which may consist of time, bus commands, bus addressing, margin violations, and trigger events, is presented in listing or waveform displays.




Figure 2 DDR4 Waveform Example

State capture depths from one hundred samples to one billion samples is available. Advanced acquisition controls monitor and respond to the continuous traffic in real-time to best utilize the state capture memory. Advanced post-capture search and filter can quickly parse the acquisition store.




Figure 3 DDR4 Listing Filter/Search Example

REAL-TIME CONTINUOUS ANALYSIS

Real-time analysis provides data results during and after analysis runs which may be extremely long (days) or very short (nano-seconds). During the run, analysis is continuous and in real-time. Any event that occurs during the run is captured and analyzed.

PERFORMANCE

Memory performance metrics include real-time margin metrics and margin violations. For each margin test, results indicate test coverage, observed margin values, as well as flags indicating margin violations. All data is continuously acquired in real-time with results updates continuously while the analyzer is still running. Memory performance metrics also include continuous real-time charting of bus performance characteristics such as throughput, utilization, power management, and more.




Figure 4 DDR4 Real-time / Performance Results Example

TRUE ANALOG VISIBILITY

iCiS[™] provides detailed and invaluable insight of signal quality and expected performance for data acquisition you can trust.




Figure 5 DDR4 iCiS™ Example

AUTOMATED ANALYSIS

Analysis is automated and continuous from the time the user clicks the Start button until the analysis session completes. While running, the session updates the application with real-time results.




Figure 6 MA5100 Performance Metrics

In the MA5100 Performance Metrics image you can see real-time margins for all compliance parameters as well as a chart of read/write bus throughput.




Figure 7 Violation on Line 915

In this example, the analyzer is configured to continuously monitor acquire data until the first occurrence of a compliance violation occurs. That's three simultaneous measurements, each collecting/monitoring real-time data.

CLOCKSAFETM

The memory clock stops and changes frequencies during initialization and calibration. It may also stop and change frequencies during normal operation. ClockSafe™ provides continuous acquisition across these clock stops and frequency changes through a robust acquisition interface that can handle any clock frequency from 0MHz to 1.6GHz.

RELIABLE CONNECTION

DDR4 and DDR3 interposers and probes provide connection between the analyzer and the target while preserving analog signal characteristics.

ATTACHMENT SERVICE

Memory component BGAs typically live on densely populated targets. This presents a challenging probing environment and an opportunity to provide our expert

services. We provide attachment services for all our component/package interposers so that our customers are up and running quickly and reliably.



Figure 8 Attachment Service Example

MA5100 ANALYZER INTERPOSERS

Product Name	Specification	Туре	Sockets / Risers Available	Product Image
DDR4-D-DIM-288	DDR4	DIMM Slot Interposer (UDIMM / RDIMM / LRDIMM)	NA	All the state of t
DDR4-D-DIM-260	DDR4	SODIMM Slot Interposer	NA	
DDR4-D-CTS-78	DDR4	x4/x8 BGA Interposer	Yes	
DDR4-D-CTS-96	DDR4	X16 BGA Interposer	Yes	
DDR3-D-DIM-240	DDR3	DIMM Slot Interposer (UDIMM / RDIMM)	NA	
DDR3-D-DIM-204	DDR3	SODIMM	NA	
DDR3-D-CTS-78	DDR3	x4/x8 BGA Interposer	Yes	
DDR3-D-CTS-96	DDR3	x16 BGA Interposer	Yes	

^{*} Custom interposers are always available

ANALYZER PROBES

Product Name	DDR Channels Supported	Channels Probed	Connection	DDR5	LPDDR5	DDR4	LPDDR4	DDR3	LPDDR3
PRB-HD-H10	1	1 diff.clock 10 channels	HD, Horiz.	Х	Х		Х		X
PRB-HD-H20	1	1 diff. clock 20 channels	HD, Horiz.	Х	Х		Х		X
PRB-HD-V10	1	1 diff. clock 10 channels	HD, Vert.	Х	Х		х		X
PRB-FL-20	1 or 2	1 diff. clock 20 channels	Flying-Lead	Х	Х	Х	X	Х	X
PRB-P69	1 or 2	1 diff. clock 32 channels	P6900 Midbus	Х	Х	X	X	Х	X
PRB-XL-1	1 or 2	1 diff. clock 33 channels	DIMM / SOIMM	x	Х	X	X	X	x

PRODUCT CONFIGURATION TABLE

Product Name	Description	Nexus Order Number
MA4100	Benchtop analyzer for DDR4 and DDR3.	Contact us for
		configuration options



Figure 9 MA4100 Website



www.nexustechnology.com support@nexustechnology.com

877-595-8116 603-329-3083 (Outside USA) 78 Northeastern Blvd., Unit 2 Nashua, NH 03062