


NEX-PMC64



- 32 and 64-bit PMC Support
- Supports 3.3V and 5V PMC
- Quick Convenient Connection to the PMC bus
- Disassembly of the PMC Bus
 - Cycle Identification
 - Config Cycle decoding including register evaluation
 - Ability to selectively ignore Idle and Wait States
- Extender Card Design
 - Remove the PMC target module/Install the NEX-PMC64 adapter/Replace the target module onto the NEX-PMC64 adapter
- State Analysis to 200MHz
- Timing Analysis to 8GHz (125ps) on each Channel
- Logic Analyzer Setup S/W gets you up and running fast
- Simultaneous State and Timing Acquisition on each Channel
- Trigger on setup/hold violations on all Channels

NEX-PMC64 Product Description

PMC32/64 Disassembly Software

The included NEX-PMC32 and NEX-PMC64 disassembly software executes on the Tektronix Logic Analyzer. This software decodes bus transactions and displays information in easily understood text form, just like a typical Tektronix microprocessor disassembler. All PCI Cycle types are identified and Config cycles are decoded to reflect the meaning of the registers. For instance, Command and Status registers are completely evaluated, with each bit's state being presented in easy-to-read text (see Fig. 1). Device information is translated according to Class, sub-Class, and Type to inform the user as to what device (IDE disk, Video controller, network interface, etc.) is being accessed (see Fig. 1).

It is also possible to filter the data display to show only those cycle types of interest. The user can choose to display or suppress Memory, I/O, or Config cycles to permit easy and quick analysis of only those cycles of interest. Figure 4 shows the same area of acquired data as that in Figure 1, but with Memory and I/O cycles suppressed

Another feature of the disassembly software is its ability to intelligently acquire PCI data. By taking advantage of the data clocking power built in to the Tektronix Logic Analyzers the disassembly software is able to acquire only the PCI bus cycles and ignore Idle and Wait states. This means that the user is able to make optimum use of the acquisition card's memory and see more bus transactions. For debug purposes the user also has the ability to override this function and acquire data on every PCI CLK rising edge to permit the user to see all of the bus traffic including the Idle and Wait states.

Timing Analysis

Timing analysis of the PCI bus can be done at the maximum asynchronous rate of the Tektronix Logic Analyzer. For example the TLA600/700 system with any existing acquisition module can acquire timing data at 8GHz (125ps) on each channel. Fast timing acquisition and low capacitive loading (the passive NEX-PMC64 adapter module and the < 2pf/P6434 and 0.7pf/P6860 logic analyzer probe) provide excellent timing analysis on each monitored channel of the PCI bus.

NEX-PMC64 Adapter Module

The NEX-PMC64 adapter provides a quick convenient connection to standard Tektronix logic analyzers. It requires the use of Tektronix P6434/P6860 high density probes for PMC64 connection to the TLA600/700

The NEX-PMC64 extends the PCI bus approximately 3.5inches in etch length. Depending on the design of the system, users may experience difficulties with this. The Logic Analyzer attaches to the NEX-PMC64 adapter using a high density impedance matched connector. The typical Logic Analyzer loading is < 2pf/P6434 and 0.7pf/P6860. Stub resistors have been added to each signal routed to a mictor connector pin to isolate the effect of the stub.

The NEX-PMC64 adapter supports 3.3V and 5V PMC applications.

Timestamp

All acquired data is timestamped on Tektronix logic analyzers; no acquisition memory is used to accomplish this. The timestamp resolution on the TLA600/700 system is 125ps.

Correlation

While the NEX-PMC64 package is being used with a Tektronix logic analyzer to monitor the PCI activity, another acquisition module can be used to monitor activity elsewhere within the system. The results of the two acquisitions can be correlated in time to determine the sequence of actions that occurred. For instance, the system microprocessor could be monitored and correlated with bus activity to verify CPU and PCI bus communication.

Setup/Hold Triggering


Setup and hold specifications can be verified, and margins tested, using the TLA600/700 system with any existing acquisition module. Each channel group (address, data, control, etc.) or individual channel can have a different setup time and hold time violation set as a fault trigger. If any individual channel or any channel in a group is ever in violation of the specified setup and hold time, the logic analyzer will stop and show the violation. The timing resolution of the acquired data at the violation point is 8GHz (125ps).

Setup and hold margin testing can be done by altering the setup and hold times set for the violation trigger in 125ps increments. Changing these values until a violation occurs will show the actual setup and hold of the system under test.

Simultaneous State and Timing Acquisition

The Tektronix TLA600/700 Logic Analyzer offers the unique capability of being able to acquire timing and state data through the same probes at the same time. For example, a user is able to view timing data acquired at 125ps resolution, with state data acquired synchronously (for instance, using NEX-PMC32 or PMC64 custom clocking or clocking on every rising edge of CLK). This resolution gives the hardware designer the ability to easily determine edge relationships between any signal without having to deal with the inconvenience and loading problems that are inherent when forced to double-probe with individual state and timing acquisition cards.


Disassembly (State Analysis)



Sample	PCI32X Addr	PCI32X Data	Mnemonics	Timestamp
	03000043		Class 0x03 - Display controller	
	03000043		Sub-Class 0x00	
	03000043		Prog. I/F 0x00 - VGA compatible	
	03000043		Revision ID 67	
814	00000CF8		I/O WRITE ADDRESS	29.693,500 us
815	80008808		I/O WRITE DATA	90.000 ns
816	10000008		CONFIG READ ADDRESS	2.526,500 us
	10000008		Type 0 Register 2 Function 0	
817	03000043		CONFIG READ DATA	150.500 ns
	03000043		Class 0x03 - Display controller	
	03000043		Sub-Class 0x00	
	03000043		Prog. I/F 0x00 - VGA compatible	
	03000043		Revision ID 67	
818	000C0000		MEMORY READ ADDRESS	23.316,500 us
819	----FFFF		MEMORY READ DATA	2.044,500 us
820	00000CF8		I/O WRITE ADDRESS	14.939,329,500 ns
821	80008804		I/O WRITE DATA	90.500 ns
822	10000004		CONFIG READ ADDRESS	1.684,500 us
823	10000004		Type 0 Register 1 Function 0	
	-----00		CONFIG READ DATA	150.500 ns
	-----00		Wait Cycle disabled	
	-----00		Parity Errors disabled	
	-----00		VGA Palette Snoop disabled	
	-----00		Mem Write & Inv. disabled	
	-----00		Special Cycle Recog. disabled	
	-----00		Master disabled	

PCI cycles are identified and Config cycles are decoded. Device information is translated according to Class, sub-Class, and Type.

Triggering



If

Group: [Control] Control: [=] READ ADDRESS

"CONFIG READ ADDRESS" [XXXXXXXX101111]
"CONFIG WRITE ADDRESS" [XXXXXXXX101111]
"DATA - BYTE 0" [XXXXXXXX1X0X001110]
"DATA - BYTE 1" [XXXXXXXX1X0X001101]
"DATA - BYTE 2" [XXXXXXXX1X0X001011]
"DATA - BYTE 3" [XXXXXXXX1X0X000111]
"DATA - BYTES 0 & 1" [XXXXXXXX1X0X001100]
"DATA - BYTES 0-3" [XXXXXXXX1X0X000000]
"DATA - BYTES 2 & 3" [XXXXXXXX1X0X000011]
"DUAL ADDRESS" [XXXXXXXX1011111101]

Then

Trigger: [Trigger]

Group Radix: [Symbolic] Symbol File: [Symbol File...]


Symbol File: [ports\PCI32\PCI32_Ctrl.tsf]

Event Name (optional): []

OK Cancel Add Delete Help

Trigger on pre-defined PCI cycles

Timing Analysis




125ps acquisition on each channel provides excellent timing analysis. Each channel is labeled with the appropriate PCI signal name. Bus format display of grouped signals shown.

Disassembly (with Data Filtering)

Sample	PCI32X Addr	Data	Mnemonics	Timestamp
812	10000008		CONFIG READ ADDRESS	216.453,000 us
	10000008		Type 0 Register 2 Function 0	
813	03000043		CONFIG READ DATA	150.500 ns
	03000043		Class 0x03 - Display controller	
	03000043		Sub-Class 0x00	
	03000043		Prog. I/F 0x00 - VGA compatible	
	03000043		Revision ID 67	
816	10000008		CONFIG READ ADDRESS	32.310,000 us
	10000008		Type 0 Register 2 Function 0	
817	03000043		CONFIG READ DATA	150.500 ns
	03000043		Class 0x03 - Display controller	
	03000043		Sub-Class 0x00	
	03000043		Prog. I/F 0x00 - VGA compatible	
	03000043		Revision ID 67	
822	10000004		CONFIG READ ADDRESS	14.966,465,500 ns
	10000004		Type 0 Register 1 Function 0	
823	-----00		CONFIG READ DATA	150.500 ns
	-----00		Wait Cycle disabled	
	-----00		Parity Errors disabled	
	-----00		VGA Palette Snoop disabled	
	-----00		Mem Write & Inv. disabled	
	-----00		Special Cycle Recog. disabled	
	-----00		Master disabled	
	-----00		Memory Access disabled	
	-----00		I/O Access disabled	
826	10000004		CONFIG WRITE ADDRESS	15.617,000 ns

Same disassembly display as Figure 1 with Memory and I/O cycles suppressed.

Mechanical Outline



Tektronix Logic Analyzers Supported

TLA600 or TLA700 with a minimum requirement of 68 channel acquisition module (requires P6434/P6860 probes from Tektronix) for 32-bit. For 64-bit a 102 channel acquisition module is required.

Ordering / Contact Information

Part Number NEX-PMC64

Includes: NEX-PMC64 Adapter Board (5 or 3.3 volt)
NEX-PMC32 and NEX-PMC64 Software for the TLA600/700 3 1/2" floppy
Manual

Postal: Nexus Technology, Inc.
78 Northeastern Blvd. #2
Nashua, NH 03062

Telephone: 877-595-8116

Fax: 877-595-8118

Email: support@nexustechology.com
quotes@nexustechology.com
techsupport@nexustechology.com

Website: www.nexustechology.com

Placing an Order

Credit Card orders can be placed directly at 877-595-8116.
Purchase orders can be faxed to 877-595-8118.

Nexus Technology, Inc. reserves the right to make changes in design or specification at any time without notice. Nexus Technology, Inc. does not assume responsibility for use of any circuitry described. All trademarks are the property of their respective owners.