MA5100 Memory Analyzer

Benchtop Memory Analyzer



SPECIFICATIONS

- LPDDR5X-9600
- DDR5-4800
- LPDDR4X-4267
- ClockSafe[™]
- 20 input channels
- 1G-sample acquisition depth
- Programmable probe termination
- 11ps x 10mV x 20-channel analog characterization (iCiS™)
- Real-time smart single frequency or 16 frequency analysis
- Real-time memory performance metrics
- Real-time memory compliance margins and validation
- Trigger in and trigger out

KEY FEATURES

- Application software ready for bench, remoteto-lab or offline operation
- Application includes advanced listing, waveform, tables and charting
- Turnkey setup, including automated MRW capture and analysis
- Patented interposer/probe designs
- Analyze thousands of real-time memory parameters
- Full featured, industry standard trigger system

- Automated analysis runs for everything from detailed setup information to quick summary runs, to in-depth extended data logging or margin testing runs
- ClockSafe[™]: Continuous analysis across clock stops and clock frequency changes
- Analog eye characterization at 11ps x 10mV
- Correlate with an oscilloscope for memory DQ data capture
- Integrated Windows 10 Controller

APPLICATIONS

- DDR5, LPDDR5, LPDDR5x, LPDDR4, LPDDR4x and/or LPDDR3
- Memory validation and debug
- Monitoring bus traffic
- Bus traffic measurement
- Optimization of memory performance
- Analog insight
- JEDEC JESD79-5 rates to DDR5-4800
- JEDEC JESD209-5 rates to LPDDR5X-9600
- JEDEC JESD209-4 rates to LPDDR4X-4267
- JEDEC JESD209-3 rates to LPDDR3-2133





NexusTechnology.com

RESULTS OVERVIEW

STATE CAPTURE

rforme	nce & Logic C	epture(s) 🧮 Listing					Performance & Logic Capture(s)
:ker	Ma > 🛄 🤇 Sample	🗼 🔍 🐴 🖍 🥔 🗷	Elapsed	Address		Logical	Command Rank 0
	2,040	19,689,65 ng	3.60.00		Rank	Bank 0.3	PRE -CID:0 BG:0 BA:
		19,692.15 ng			0.0	5.2	PRE -CID:0 BG:5 BA:
Т		19,692.98 ns			0.0	2.0	PRE -CID:0 BG:2 BA:
		19,693.82 ns			0.0	6.3	PRE -CID:0 BG:6 BA:
	2.052	19.694.65 ng	0.83 ng	0x05F8E	0.0	5.3	ACT
	2,053	19,695.07 ns	0.42 ns				-CID:0 BG:5 BA:3
	2,056	19,696.32 ns	1.25 ns		0.0	3.3	PRE -CID:0 BG:3 BA:
	2,060	19,697.99 ns	1.67 na	0x06904	0.0	6.2	ACT
	2,061	19,698.41 ns	0.42 ns				-CID:0 BG:6 BA:2
	2,064	19,699.66 ns	1.25 ns		0.0	7.3	PRE -CID:0 BG:7 BA:
	2,066	19,700.49 ns	0.83 ns		0.0	7.2	PRE -CID:0 BG:7 BA:
	2,068	19,701.32 ns	0.83 ns	0x01C00	0.0	1.3	ACT
	2,069	19,701.74 ns	0.42 ns				-CID:0 BG:1 BA:3
	2,072	19,702.99 ns	1.25 ns		0.0	0.2	PRE -CID:0 BG:0 BA:
	2,074	19,703.83 ns	0.83 ns		0.0	1.0	PRE -CID:0 BG:1 BA:
		19,704.66 ns			0.0	6.0	PRE -CID:0 BG:6 BA:
		19,708.00 ns		0x2F4	0.0	2.2	RDA
		19,708.41 ns					-CID:0 BG:2 BA:2
		19,709.66 na			0.0	3.2	PRE -CID:0 BG:3 BA:
		19,711.33 ns		0x724	0.0	5.3	RD
		19,711.75 ns					-CID:0 BG:5 BA:3
		19,713.00 ns		0x03E8A	0.0	3.3	ACT
		19,713.42 ns					-CID:0 BG:3 BA:3
		19,714.67 ns		0x2F4	0.0	2.2	-CID:0 BG:2 BA:2
		19,715.09 na 19,716.34 na			0.0	2.3	-CIDIO BG12 BA12 PRE -CIDIO BG12 BA1
		19,718.00 n#		0x724	0.0	5.3	RD -CIDIO BOIZ BAI
		19,718.00 ns 19,718.42 ns		08/29	0.0	0.3	-CID:0 BG:5 BA:3
		19,719.42 ns			0.0	0.1	PRE -CIDIO BGIO BAI
	2,112	19,719.67 hB		0-074	0.0	0.1	PAG -GADIO BOIO BAI

Figure 1 DDR5 State Listing Example

State capture results include continuous traffic around one or more events of interest. The traffic, which may consist of time, bus commands, bus addressing, margin violations, and trigger events, is presented in listing or waveform displays.

	ering Acquisition Litting	Ipddriffitering: Comments	end Rank O Data	h.						•		- 6	
_	> 🖸 🔍 😹 🖧 🛩		SDR Command Pins			SDR CA	Pins (f)						
	e 1,933.96 n 7 1,935.79 n	SDRAM Command	CS	CAO	CA1	CA2	CA3	CA4	CAS	CK_t edge			
	s 1,937.63 n	ACT-1	н	н		812-0	812-0	814+1	R15-0	R1			
	9 1,939,40 m		L.	BA0-0	BA1-1	6A2-0	V-0	810-0	811-0	R2			
	10 1,941.27 n	ACT2	н	н	н	RS-0	87-0	R1-0	A2-0	R1			
	11 1,993.10 n	1		80-0	81-0	82-0	83+0	84+0	85-0	R2			
_	12 1,944.93 n	1.88 m ACT				01					J		
CI	18 1,946.75 n	1.88 ms ACT 1.82 ms -8A12				01							
	15 1,990,41 5	1.83 ms -24040	at.			91							
	16 1,952,24 0												
_	16 1,953.24 n 19 1,954.06 n ((565.5 n)	1.83 mz -280 1.83 mz -280			b11 b	00							
arker	17 1,904.06 n ((346./5m)	1.83 mz -280 1.83 mz 202			601 k	21							
arker ample Lapsed	12 1,904.06 n ((365.5 n) 1.02 84 1.1	1.85 mz -280	. 1.05 0# 3		601 k							1 2 EA	
arker ample Lapsed	12 1,904.06 n ((365.5 n) 1.02 84 1.1	1.83 mz -280 1.83 mz 202			601 k					00 1,03 0082 X	1.63 na 1.6 252	3 64	ļ
arker ample Lapsed	13 1,904.00 m ((196.5 m)	1.83 mz -280 1.83 mz 202	. 1.05 0# 3		601 k							3 64	2
arker apple lapsed mand f max [-]	12 1,904.06 n ((196.5 n) Annk 0 COST	1.83 mz -280 1.83 mz 202	. 1.05 0# 3		601 k							2 8.4	2
arker ample ispeed mmand f MEx [-] - CHA	12 1,904.06 n ((196.5 n) Annk 0 COST	1.85 m2 -280 1.83 m2 023	. 1.05 0# 3		601 k	01 01 01 1.83 m 01	r-1 (c	1007				2 14	2
arker apple lapsed mmand f Ex [-] - CHS - CHS	12 3,904.00 m ((1946.5 m) 2103 8m 3.0 8ank 0 Cost 41 0	1.85 m2 -280 1.83 m2 023	1.13 nr 1 303		601 k	01 01 01 1.83 m 01	r-1 (c	1007	KCZ-2		225	2 54	
arker apple lapsed smand f dfx [-] - cos - cos Se [-]	12 3,954.06 n (1,945.75 n) 340.8 0 40.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1.85 m2 -280 1.83 m2 023	1.13 nr 1 303		601 k	01 01 01 1.83 m 01	r-1 (c	1007	KCZ-2		225	2 54	
arker suple lapsed sumand f uff [-] - cos So [-] - cos	12 3,954.06 n (1,945.75 n) 340.8 0 40.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1.85 m2 -280 1.83 m2 023	1.13 nr 1 303		601 k	01 01 01 1.83 m 01	r-1 (c	1007	KCZ-2		225	2 14	
arker ample Lapsed ammand f CEx [-] - CHA 50 (-) - CHA 50 (-) - CHA - CH	10 2,904.00 m (1,980.3 m) Rank 0 COST Rank 0 COST Rank 0 COST Rank 0 COST Rank 0 COST	1.85 m2 -280 1.83 m2 023	1.83 as 3 363 003		601 k	01 01 01 1.83 m 01	r-1 (c	1007	KCZ-2		DES BO3	2 14	
srier suple ispoed smand f cfs [-] - cfs 5e (-] - ffs - ffs - ffs (-) - ffs	12 2,954.00 n (1380/2 m) Annk 0 Corr 21 20 20 20 20 20 20 20 20 20 20 20 20 20	1.85 m2 -280 1.83 m2 023	1.83 as 3 363 003		601 k	01 01 01 1.83 m 01	r-1 (c	1007	KCZ-2		DES BO3	5 m	

Figure 2 LPDDR4 State, Waveform and Details Example

State capture depths from one hundred samples to one billion samples is available. Advanced acquisition controls monitor and respond to the continuous traffic in real-time to best utilize the state capture memory. Advanced post-capture search and filter can quickly parse the acquisition store.




Figure 3 LPDDR5 State Listing Example

REAL-TIME CONTINUOUS ANALYSIS

Real-time analysis provides data results during and after analysis runs which may be extremely long (days) or very short (nano-seconds). During the run, analysis is continuous and in real-time. Any event that occurs during the run is captured and analyzed.

PERFORMANCE


Memory performance metrics include real-time margin metrics and margin violations. For each margin test, results indicate test coverage, observed margin values, as well as flags indicating margin violations. All data is continuously acquired in real-time with results updates continuously while the analyzer is still running. Memory performance metrics also include continuous real-time charting of bus performance characteristics such as throughput, utilization, power management, and more.



Figure 4 LPDDR4 Real-time / Performance Results Example

TRUE ANALOG VISIBILITY

iCiS[™] provides detailed and invaluable insight of signal quality and expected performance for data acquisition you can trust.






Figure 7 DDR5 iCiS™ Example

Figure 5 LPDDR4 iCiS™ Example

Figure 6 LPDDR4 iCiS™ Example

AUTOMATED ANALYSIS

Analysis is automated and continuous from the time the user clicks the Start button until the analysis session completes. While running, the session updates the application with real-time results.




Figure 8 MA5100 Performance Metrics

In the MA5100 Performance Metrics image you can see real-time margins for all compliance parameters as well as a chart of read/write bus throughput.



Figure 9 Violation Example

In this example, the analyzer is configured to continuously monitor acquire data until the first occurrence of a compliance violation occurs. That's three simultaneous measurements, each collecting/monitoring real-time data.

CLOCKSAFE[™]

The memory clock stops and changes frequencies during initialization and calibration. It may also stop and change frequencies during normal operation. ClockSafe[™] provides continuous acquisition across these clock stops and frequency changes through a robust acquisition interface that can handle any clock frequency from 0MHz to 2.4GHz. ClockSafe[™] also provides continuous analysis by performing real-time measurements in nanoseconds (ns). This is critical for accurate measurements which would otherwise be corrupted when the clock stopped or changed

	esults System		dow Help 🕽 Acq. Control 🖏 Sess	ion Control	-
			m 🔚 Violations 🐻 Co		a Charts Repo
				inplance nungular	па спать перо
(A) > 🖸	🔍 🔍 nắn 🥔 🗷				
r Sample	Timestamp	Elapsed	Command Rank 0	Command Rank 1	Violation (s
99,777	21,131,423.	2.17 ns	SRE	PD CKE:1	
99,778	21,131,425.	2.17 ns	-CS:0 END	PD CKE:1	
99,779	21,131,427.	2.17 ns		PD CKE:1	
99,780	21,131,429.	2.17 ns		PD CKE:1	
99,781	21,131,431.	2.17 ns		PD CKE:1	
99,782	21,131,434.	2.17 ns		PD CKE:1	
99,783	21,131,436.	2.17 ns	PDE CKE:0	PD CKE:1	
99,784			PD CKE:0	PD CKE:1	
99,783	i		PD CKE:0	PD CKE:1	
99,78	6		PD CKE:0	PD CKE:1	
99,781	1		PD CKE:0	PD CKE:1	
99,788	1		PD CKE:0	PD CKE:1	
99,789	•		PD CKE:0	PD CKE:1	
99,790			PD CKE:0	PD CKE:1	
99,791			PD CKE:0	PD CKE:1	
99,793	21,132,182.	746.19	PDX CKE:0	PDX CKE:1	
99,793	21,132,184.	1.83 ns			
99,79	21,132,186.	1.83 ns			
99,79	21,132,187.	1.83 ns			
99,79	21,132,189.	1.83 ns			
99,791	21,132,191.	1.83 ns			
99,798	21,132,193.	1.83 ns			
99,799	21,132,195.	1.83 ns			
99,800	21,132,197.	1.83 ns			
99,801	21,132,198.	1.83 ns			
99,802	21,132,200.	1.83 ns	SRX	SRX	
99,803	21,132,202.	1.83 ns	-CS:0 END	-CS:1 END	

Figure 10 Clock Stop Example

frequencies. Analysis in nanoseconds (ns) is specified for a number of measurements in the JEDEC specifications. ClockSafe[™] ensures these measurements are performed, not only correctly, but also accurately.

SMART SIXTEEN FREQUENCY ANALYSIS

Why analyze one frequency at a time when you can analyze all of them at once?

With aggressively changes frequencies, LPDDR4 presents a challenging analysis environment for most other analyzers but not for the MA5100 with Smart Sixteen Frequency Analysis and ClockSafe™.

I 😂 🛃 📄 Probing Setup 🛲 Me	Memory Configuration Co			
LPDDR4 •	Enable Edit	mpeance Links	Search	
requency Set Point Control Compliance Limits Control Mode Register Write	17: tRFCab Refresh all banks to Timing Parameter(s)	bank active.		•
Burst Lengths Control	tRFCab	F(Densty=4, 130, 180)	na	= 130 ns
Fully Automatic Collect Statistics For:	tRFCabck	RU(tRFCab.rtCKns)	ck	- 277 dk
2133 MHz V	18: tSRmin Self-refresh minimum	e.		
	Timing Parameter(s) tSBmin.	RU(Max(15, 3*CKns))	ns	- 15 ns
Test Set 2133 MHz •	tSBminck	RU(Max(15/tCKns. 3))	ck	= 32 ck
Add Remove Rename Compliance Lints LPDDR4(2) • Add Remove Rename	19: IXSV Self-refresh and to m Timing Parsmeter(s) IXSV	ulipuspose or mode register read/write. Max(RU((RFCab + 7.5)/ACKns), 2)	ck	* 293 dk

Figure 11 LPDDR5 16-Frequency Setup Example

With the push of a button the MA5100 starts acquiring and analyzing the memory bus in real-time. When a frequency change occurs, the analyzer responds, in real-time, collecting statistics for any one or all frequencies as well as margin testing (looking for violations) specific to each, of up to sixteen, independent frequencies and sixteen sets of margin limits. What does this mean for our users? It means they can run the analyzer once and verify the protocol and margins for every command – missing nothing – in real-time for every frequency.

RELIABLE CONNECTION

DDR5, LPDDR5(X), LPDDR4(X) and LPDDR3 interposers and probes provide connection between the analyzer and the target while preserving analog signal characteristics.

ATTACHMENT SERVICE

DDR5, LPDDR5(X), LPDDR4(X) and LPDDR3 memory components are available in a variety of packages. Many packages are very fine pitch BGA which typically live on densely populated targets. This presents a challenging probing environment and an opportunity to provide our expert services. We provide attachment services for all of our component/package interposers so that our customers are up and running quickly and reliably.



Figure 12 Attachment Service Example

MA5100 ANALYZER INTERPOSERS

Product Name	Specification	Туре	Risers Available	Product Image
DDR5-D-UDM-288	DDR5	UDIMM Slot Interposer	NA	
DDR5-D-CDA-78	DDR5	X4/x8 BGA Interposer	Yes	
DDR5-D-CDA-106	DDR5	x16 BGA Interposer	Yes	*
LP5-D-CDA-315	LPDDR5(X)	2x16 BGA Interposer	Yes	Construction of the second sec
LP5-D-CDA-496	LPDDR5(X)	4x16 BGA Interposer	Yes	
LP4-D-CDA-149	LPDDR4(X)	2x16 BGA Interposer	Yes	
LP4-D-CDA-200	LPDDR4(X)	2x16 BGA Interposer	Yes	
LP4-D-CDA-254	LPDDR4(X)	2x16 BGA Interposer	Yes	
LP4-D-CDA-272	LPDDR4(X)	4x16 BGA Interposer	Yes	*
LP4-D-CDA-366	LPDDR4(X)	4x16 BGA Interposer	Yes	
LP4-D-CDA-432	LPDDR4(X)	4x16 BGA Interposer	Yes	

LP3-D-CDA-178	LPDDR3	2x32 BGA Interposer	Yes	
---------------	--------	------------------------	-----	--

*We're always adding more support. Contact us for the latest list of available interposers and information * Custom interposers are always available

ANALYZER PROBES

Product Name	DDR Channels Supported	Channels Probed	Connection	DDR5	LPDDR5	DDR4	LPDDR4	DDR3	LPDDR3
PRB-HD-H10	1	1 diff.clock 10 channels	HD, Horiz.	x	х		х		Х
PRB-HD-H20	1	1 diff. clock 20 channels	HD, Horiz.	x	х		х		Х
PRB-HD-V10	1	1 diff. clock 10 channels	HD, Vert.	x	х		х		Х
PRB-FL-20	1 or 2	1 diff. clock 20 channels	Flying-Lead	х	х	x	х	x	Х
PRB-P69	1 or 2	1 diff. clock 32 channels	P6900 Midbus	х	х	х	х	х	х
PRB-XL-1	1 or 2	1 diff. clock 33 channels	DIMM / SOIMM	х	Х	х	Х	х	х

PRODUCT CONFIGURATION TABLE

Product Name	Description	Nexus Order Number
MA5100	Benchtop analyzer for DDR5, LPDDR5(X),	Contact us for
	LPDDR4(X) and LPDDR3.	configuration options



Figure 13 MA5100 Website



www.nexustechnology.com support@nexustechnology.com

877-595-8116 603-329-3083 (Outside USA) 78 Northeastern Blvd., Unit 2 Nashua, NH 03062